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Abstract We demonstrated one type of single-electron
(SE) device that exhibited electrical characteristics sim-
ilar to those of resistively-coupled SE transistor (R-
SET) at 77 K and room temperature (287 K). Three Au
electrodes on an oxidized Si chip served as drain, source,
and gate electrodes were formed by using electron beam
lithography (EBL) and evaporation techniques. A nar-
row (70-nm-wide) gate electrode was patterned by us-
ing thermal evaporation, whereas wide (800-nm-wide)
drain and source electrodes were made by using shadow
evaporation. Subsequently, aqueous solution of citric
acid and 15-nm-diameter gold nanoparticles (Au NPs)
and toluene solution of 3-nm-diameter Au NPs chemi-
sorbed via decanethiol were dropped on the chip to
make the connections between the electrodes. Current-
voltage characteristics between the drain and source
electrodes exhibited Coulomb blockade (CB) at both
77 K and 287 K. Dependence of the CB region on the
gate voltage was similar to that of an R-SET. Simula-
tion results of the model based on the scanning electron
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microscopy (SEM) image of the device could reproduce
the characteristics like the R-SET.
Keywords Coulomb blockade (CB) · gold nanoparti-
cles (Au NPs) · single-electron transistor (SET)
1 Introduction
Single-electron (SE) devices [1,2] are promising candi-
dates which are able to be combined with CMOS [3,4]
or even replace CMOS in some future applications [5].
The nomenclature of ”single-electron device” is defined
that ”a device operates based on the Coulomb block-
ade (CB) effect with the one-electron-precision charge
transfer” [6]. This definition means that the number of
electrons are transferred between the electrodes of the
SE device might be a few hundred, although one or a
few transferring electrons are usual for the SE device [6].
Recently, with the introduction of new materials (e.g.,
high-k gate dielectric) and emerging device structures
(e.g., Double/Multi-Gate MOSFET, FinFET, Silicon-
On-Nothing (SON), Vertical MOSFET, and Ballistic
MOSFET), the tremendous progress in CMOS scaling
has pushed CMOS into nanoscale [7,8]. Nevertheless,
SE devices are able to compete with nanoscale CMOS
[7] because of good scalability [3,4], ultra-low power
consumption [7,9–11], and new functionalities related
to SE charging effects such as the ability to control
small numbers of electrons precisely [11–13], high pro-
grammability [14], multiple-valued operation [15], and
super sensitivity [16].
The fundamental device in the field of single elec-
tronics is a single-electron transistor (SET) consisting
of a small island between two tunnel junctions in series.
Two typical types of SETs include capacitively-coupled
SETs (C-SETs) and resistively-coupled SETs (R-SETs)
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[17,18]. A C-SET with a gate capacitance exhibits peri-
odic Coulomb diamonds whereas an R-SET with a gate
resistance shows only one Coulomb diamond.
Although C-SETs have been realized in wide va-
rieties of structures [19–27], a serious drawback of C-
SET-based devices is that the operation point is sensi-
tive to background charge fluctuations [18,28]. R-SETs
do not suffer from this problem, in which a leakage
of the initial background charge is passed through the
gate resistor [18]. Moreover, R-SETs can achieve a high
voltage gain [7,18]. These advantages make R-SETs
prospective for applications in logic circuits as well as
amplifiers [17,29].
In realization of R-SETs, the fabricated R-SETs
have remained under a limitation of low operation tem-
perature, such as sub-1-K [18], [30]−[32]. The purpose
of this paper is to improve the operation temperature
of the R-SET by using two types of gold nanoparti-
cles (Au NPs), 15-nm-diameter and 3-nm-diameter Au
NPs. Here, the 15-nm-diameter Au NPs were used to
contribute the conductivity to the wide (200-nm-wide)
gap between the drain and source electrodes whereas
the 3-nm-diameter Au NPs were used to exhibit the
large charging energy which allowed the device to op-
erate at high temperature. Monte-Carlo simulation was
executed using the SIMON program [33].
2 Fabrication method
The fabrication processes were as follows. Firstly, on
an oxidized Si chip, a narrow (70-nm-wide) gate elec-
trode was patterned by using standard electron-beam
lithography (EBL) with a single PMMA resist, thermal
evaporation of 10-nm-thick Au, and lift-off process. Sec-
ondly, drain and source electrodes were formed by using
EBL with a PMMA/copolymer bi-layer resist, shadow
evaporation of 20-nm-thick and 45-nm-thick Au, and
lift-off process. Schematic drawing of the shadow evap-
oration process is described in Fig. 1. Thirdly, 5 µL
of an aqueous solution of citric acid with 0.007 wt%
of 15-nm-diameter Au NPs was dropped on the chip.
Finally, 3 µL of a toluene solution with 0.1 wt% of 3-
nm-diameter Au NPs chemisorbed via decanethiol [34,
35] was dropped on the chip.
Figure 2 shows scanning electron microscopy (SEM)
images of the device after measurements. The narrow
gate electrode has a 70-nm width. Both drain and source
electrodes have the same width of 800 nm. In Fig. 2(b),
it can be seen that Au NPs constitute a two-dimensional
array between the drain and source electrodes. Because
there are some voids shown by yellow arrows (Fig. 2(b)),
the two-dimensional array was separated into four re-
gions labeled as A, B, C, and D. In each region, each
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Fig. 1 Schematic drawing of a shadow evaporation process.
The resist bridge is the remained part of the top layer of
the bi-layer resist after development. The first layer which
is shown by the symbol (1) and represented by blue color is
firstly deposited from an angle of α degrees. Then the second
layer which is shown by the symbol (2) and represented by
purple color is deposited from another angle of −α degrees.
The space between the second layer on the left side and the
first layer on the right side is a gap between the source and
drain electrodes in this experiment
yellow dashed line shows the shortest path containing
Au NPs between the drain and source electrodes. From
top to bottom, they are numbered from 1 to 4 and have
lengths of 296 nm, 200 nm, 200 nm, and 206 nm, re-
spectively. The gap (≥ 200 nm) between the drain and
source electrodes is relatively large in comparison with
that in previous literature using Au NPs [25,26], which
reduces the complexity in fabrication process. Besides,
the path shown by the light-blue dotted curve is one of
actual paths in each region (A, B, C, and D). The gate
electrode penetrates 190 nm into the gap. It seems that
the gate electrode is connected to the fourth path.
A measurement circuit was established using a semi-
conductor parameter analyzer (SPA) as shown in Fig.
3. A drain voltage VD, a source voltage VS , and a gate
voltage VG were applied to the drain, source, and gate
electrodes, respectively. VD and VS were the same in
magnitude and opposite in polarity. The measurements
at 77 K were done by dipping the device into liquid ni-
trogen. At room temperature (287 K), the device was
exposed in the air.
3 Characteristics at 77 K
Figure 4 illustrates the relationships between currents
and drain−source voltage VDS (= VD−VS) of the device
at 77 K. In Fig. 4(a), drain currents ID at different gate
voltages VG of −25 V, 0 V, and +25 V are shown by
blue dashed, black solid, and dark-orange dotted curves,
respectively. At VG = 0 V, a Coulomb blockade (CB)
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Fig. 2 (a) Scanning electron microscopy (SEM) image of the
device after measurements. There are three electrodes includ-
ing drain, source, and gate electrodes. For clarity, edges of the
drain and source electrodes are shown by yellow dashed lines.
Top position of the gate electrode inside the gap between the
drain and source electrodes is illustrated by a yellow arrow.
(b) Magnified image around the gap between the drain and
source electrodes. Because of voids shown by yellow arrows,
there are four regions labeled as A, B, C, and D. For each re-
gion, the shortest path containing Au NPs between the drain
and source electrodes is represented by the yellow dashed line.
From top to bottom, they are numbered from 1 to 4. Besides,
the path shown by the light-blue dotted curve is one of actual
paths in each region (A, B, C, and D)
region is observed between VDS of −5.1 V and +4.0 V
(namely, |ID| < 0.05 nA for −5.1 V < VDS < +4.0 V).
At VG = ±25 V, the CB region is not observed. ID,
at VDS = 0 V, are 1.7 nA and −1.4 nA for VG of −25
V and +25 V, respectively. This means that there is
the current flowing through the device as VG is applied
+
+
+
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–
–
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Fig. 3 Set-up of measurement by using a semiconductor pa-
rameter analyzer (SPA). Drain, source, and gate electrodes
are shown by yellow rectangles. Au NPs are represented by or-
ange solid circles which distribute randomly among the elec-
trodes
to the device. Gate currents IG at VG of −25 V, 0 V,
and +25 V are respectively represented by blue dashed,
black solid, and dark-orange dotted curves in Fig. 4(b).
The absolute gate current |IG| is less than 0.03 nA at
VG = 0 V. Yet, for VG of −25 V and +25 V, IG are
respectively −1.7 nA and +1.6 nA. This means that
IG flows through the device when VG is applied to the
device.
A survey of ID on the VDS − VG plane is shown in
Fig. 5. White and black areas represent the ranges of ID
above +0.8 nA and below −0.8 nA, respectively. The
CB region (|ID| < 0.05 nA) is described by a pink area.
It is observed that there is only one Coulomb area on
the whole range of VG from −35 V to +35 V. Therefore,
the electrical characteristics at 77 K are categorized into
those of an R-SET.
4 Characteristics at room temperature
Current−voltage characteristics of the device at 287 K
are illustrated in Fig. 6. In Fig. 6(a), ID plotted as func-
tions of VDS at different VG of −25 V, 0 V, and +25 V.
The measured range of VDS at 287 K is smaller than
that at 77 K to avoid breaking the device during the
measurements at high temperature. At VG = 0 V, ID
represented by a black solid curve exhibits the CB re-
gion between VDS of −3.2 V and +2.0 V (namely, |ID|
< 0.05 nA for −3.2 V < VDS < +2.0 V), which is nar-
rower than that at 77 K because of thermal fluctuations
[2]. At VG = ±25 V, there is no CB region. Figure 6(b)
illustrates IG versus VDS at different VG of −25 V, 0 V,
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Fig. 4 Measured current−voltage characteristics at 77 K. (a)
Drain currents ID versus drain−source voltage VDS for gate
voltages VG of −25 V, 0 V, and +25 V (from top to bottom).
(b) Gate currents IG plotted as functions of VDS at different
VG of −25 V, 0 V, and +25 V (from bottom to top)
and +25 V. At VG = 0 V, |IG| is smaller than 0.3 nA.
However, at VG = ± 25 V, |IG| reaches a few nA, i.e.,
IG flows through the device at 287 K.
Figure 7 shows ID plotted on the VDS−VG plane at
287 K. The CB region is represented by a pink area. It
can be seen that only one CB region is observed on the
whole range of VG from −35 V to +35 V. The electri-
cal characteristics of the device at 287 K also indicates
the properties of an R-SET. The characteristics of the
device at 287 K are more complicated than those at
77 K, in which current fluctuations are observed. The
fluctuations can arise from the complex connections of
Au NPs between the drain and source electrodes and
VG (V)
V D
S
(V
) ID (nA)
T = 77 K
Fig. 5 Measured drain currents ID plotted as functions of
drain−source voltage VDS and gate voltage VG at 77 K. ID
amplitude is presented as in color bar. White and black areas
respectively show ID above +0.8 nA and below −0.8 nA
the different effects of temperature on the properties of
Au NPs between 77 K and 287 K.
5 Discussion
From the viewpoint of charging energies, although the
device was formed by both of 15-nm-diameter and 3-
nm-diameter Au NPs, we assume that 3-nm Au NPs
coated by decanethiol contribute to the nonlinear char-
acteristics while 15-nm Au NPs work as linearly-conductive
bridges. The reason for this assumption arises from that
the smaller NPs has the larger charging energies [36].
For simplicity, each 3-nm-diameter Au NP chemisorbed
via decanethiol and surrounded by several other 3-nm-
diameter Au NPs is assumed as a core sphere (radius r0
of 1.5 nm) isolated from a conducting layer (thickness
r2 of 1.5 nm) by an dielectric layer (thickness r1 of 1
nm, dielectric constant εd). Then, such the unit has a
total diameter of 8 nm as shown in Fig. 8. In Fig. 2(b),
for simplicity, we consider the shortest paths containing
Au NPs between the drain and source electrodes, which
are shown by the yellow dashed lines. The paths 1, 2, 3,
and 4 have the lengths of 296 nm, 200 nm, 200 nm, and
206 nm, respectively. This means that the paths 1, 2,
3, and 4 have 37 units, 25 units, 25 units, and 25 units,
respectively. (Number of units on each path is chosen
to be an integer.)
In Fig. 8, an island electrode, a core sphere, has the
capacitance Cisland as follows [36],
Cisland = 4piε0εd
r0(r0 + r1)
r1
. (1)
Here, ε0 is the vacuum permittivity (8.854 × 10−12
F/m); εd is the dielectric constant of alkanethiol (2.6)
[26]. As a result, Cisland is 1.08 aF.
Figure 9 describes the simulation model. We built a
simulation model based on the structure of the device in
Fig. 2. Firstly, our model composed of three terminals
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Fig. 6 Measured current−voltage characteristics at room
temperature (287 K). (a) Drain currents ID versus
drain−source voltage VDS for gate voltages VG of −25 V,
0 V, and +25 V (from top to bottom). (b) Gate currents IG
plotted as functions of VDS at different VG of −25 V, 0 V,
and +25 V (from bottom to top)
was derived from the three-electrode device structure.
Secondly, four shortest paths containing Au NPs were
simplified to four parallel branches consisting of island
electrodes and tunnel junctions. The first branch was
assumed to have 37 island electrodes whereas the other
branches were assumed to have 25 island electrodes on
each branch. Each island electrode was assumed to con-
nect to two tunnel junctions. Then, there were 38 tunnel
junctions on the first branch and 26 tunnel junctions on
the other branches. Finally, because the gate electrode
was connected to the fourth path (Fig. 2(b)), we as-
sumed that the gate electrode was resistively connected
VG (V)
V D
S
(V
) ID (nA)
T = 287 K
Fig. 7 Measured drain currents ID plotted as functions of
drain−source voltage VDS and gate voltage VG at room tem-
perature (287 K). ID amplitude is presented as in color bar.
White and black areas respectively show ID above +0.8 nA
and below −0.8 nA
r1r0


r2
8 nm
Fig. 8 Each 3-nm-diameter Au NP chemisorbed via de-
canethiol and surrounded by several other 3-nm-diameter Au
NPs is assumed as a core sphere (radius r0 of 1.5 nm) isolated
from a conducting layer (thickness r2 of 1.5 nm) by a dielec-
tric layer (thickness r1 of 1 nm, dielectric constant εd). Such
the unit has a total diameter of 8 nm. Here, for each 3-nm-
diameter Au NP surrounding the core sphere, it is assumed
that half of the Au NP contributes to the conducting layer of
this unit while the other half participates in the conducting
layer of the neighbor unit
to the fourth branch. Arrangements of the tunnel junc-
tions could be considered as a matrix of elements Ji,j ,
in which i was the position of the branch from top to
bottom and j was the position of the tunnel junction
from left to right on each branch. The gate resistor (RG)
was connected to the center of the fourth branch, i.e., it
was connected to the 13th island electrode. The drain
voltage VD and source voltage VS were in the same
magnitude and opposite in polarity. Direction of drain
current ID was shown by the arrow.
Values of parameters in the simulation model were
determined as follows. We assumed that each tunnel
junction on the ith branch had a tunnel capacitance Ci
and a tunnel resistance Ri, with i = 1, 2, 3, 4. In Fig.
2, it was observed that differences between lengths of
the actual paths (light-blue dotted curves) and lengths
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Fig. 9 Simulation model is composed of four parallel
branches. The first branch consists of 37 islands (labeled
with blue numbers from 1 to 37) and 38 tunnel junctions
(J1,1, J1,2, ..., J1,38) in series. Three other branches consist
of 25 islands (labeled with blue numbers from 1 to 25) and
26 tunnel junctions (Ji,1, Ji,2, ..., Ji,26 with i = 2, 3, 4) in
series. A gate resistor RG connects to the 13th island on the
fourth branch
of the shortest paths (yellow dashed lines) in regions A,
B, and C were in descending order. In addition, these
differences in regions B and D were similar. Hence, to
compensate these differences, we assumed that R1 >
R2, R2 = R4, R2 > R3, C1 < C2, C2 = C4, and C2 < C3.
Firstly, according to Eq. (1), each island electrode has
Cisland of 1.08 aF. We assumed that the value of Cisland
was applied for each island on the branch 3. Then, C3
was evaluated as Cisland/2 which was approximately
0.50 aF; C1, C2, and C4 were respectively chosen as 0.10
aF, 0.20 aF, and 0.20 aF. Secondly, to ensure that the
simulated ID approaches the measured ID at VG of 0 V
in Figs. 4(a) and 6(a), the resistances R1, R2, R3, and
R4 were selected as 0.60 GΩ, 0.55 GΩ, 0.45 GΩ, and
0.55 GΩ, respectively. Finally, the gate resistance RG
was tuned to reproduce the slope of ID on the VDS−VG
plane (Figs. 5 and 7), which was chosen as 3.00 GΩ.
Simulation was executed by using Monte-Carlo method
in the condition of no cotunneling.
Figures 10(a) and (b) compare the simulated ID
with the measured ID at 77 K and 287 K, respectively.
Here, VG is set at 0 V. The simulated ID is represented
by dark-orange dashed curve whereas the measured ID
is shown by blue dotted curve. It is observed that the
simulation results can reproduce the CB regions of the
experimental data. Outside the CB regions, the exper-
imental curves change more gradually than the simu-
lation curves, because the distribution of Au NPs in
the fabricated device is not as uniform as the above
assumption.
Figures 11 and 12 respectively show ID plotted on
the VDS−VG plane at 77 K and 287 K. The CB regions
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Fig. 10 Simulated and measured drain currents ID are plot-
ted as functions of drain−source voltage VDS at gate voltage
VG of 0 V. (a) T = 77 K. (b) T = 287 K
T = 77 K
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Fig. 11 Simulated drain current curves ID on the VDS−VG
plane at 77 K. ID amplitude is presented as in color bar.
White area illustrates ID above +0.8 nA, whereas black area
represents ID below −0.8 nA
are represented by pink areas. By changing VG, electri-
cal characteristics in Figs. 11 and 12 including only one
Coulomb area observed on the whole range of VG and
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Fig. 12 Simulated drain current curves ID on the VDS−VG
plane at 287 K. ID amplitude is presented as in color bar.
White area illustrates ID above +0.8 nA, whereas black area
represents ID below −0.8 nA
the slope of ID on the VDS − VG plane look like the
experimental data shown in Figs. 5 and 7, respectively.
6 Conclusion
We have realized the SE device by using Au NPs. The
narrow gate electrode was first fabricated and followed
by the drain and source electrodes by combination EBL
and evaporation. Au NPs were used to make the connec-
tions between the electrodes. The electrical characteris-
tics of the device observed at 77 K and room tempera-
ture (287 K) were similar to those of the R-SET. Based
on the SEM image of the device, we built the simulation
model whose results can reproduce the characteristics
like the R-SET at 77 K and 287 K.
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